cpu_conf.h
Go to the documentation of this file.
1 /*
2  * Copyright (C) 2019 Gunar Schorcht
3  *
4  * This file is subject to the terms and conditions of the GNU Lesser
5  * General Public License v2.1. See the file LICENSE in the top level
6  * directory for more details.
7  */
8 
22 #ifndef CPU_CONF_H
23 #define CPU_CONF_H
24 
25 #include "cpu_conf_common.h"
26 #include "xtensa_conf.h"
27 
28 #ifdef __cplusplus
29 extern "C" {
30 #endif
31 
37 #ifndef DOXYGEN
38 /* Mapping of Kconfig defines to the respective enumeration values */
39 #if CONFIG_ESP8266_CPU_FREQUENCY_80
40 #define ESP8266_CPU_FREQUENCY 80
41 #elif CONFIG_ESP8266_CPU_FREQUENCY_160
42 #define ESP8266_CPU_FREQUENCY 160
43 #endif
44 #endif
45 
51 #ifndef ESP8266_CPU_FREQUENCY
52 #define ESP8266_CPU_FREQUENCY (80)
53 #endif
54 
58 #define CLOCK_CORECLOCK (1000000UL * ESP8266_CPU_FREQUENCY)
65 #ifndef THREAD_EXTRA_STACKSIZE_PRINTF
66 #define THREAD_EXTRA_STACKSIZE_PRINTF (0)
67 #endif
68 
69 #ifndef THREAD_STACKSIZE_DEFAULT
70 #define THREAD_STACKSIZE_DEFAULT (1024)
71 #endif
72 
73 #ifndef THREAD_STACKSIZE_IDLE
74 #define THREAD_STACKSIZE_IDLE (1024)
75 #endif
76 
77 #ifndef THREAD_STACKSIZE_MAIN
78 #define THREAD_STACKSIZE_MAIN (3072)
79 #endif
80 
81 #ifndef THREAD_STACKSIZE_SMALL
82 #define THREAD_STACKSIZE_SMALL (THREAD_STACKSIZE_MEDIUM * 3 / 2)
83 #endif
84 
85 #ifndef THREAD_STACKSIZE_TINY
86 #define THREAD_STACKSIZE_TINY (THREAD_STACKSIZE_MEDIUM / 2)
87 #endif
88 
89 #ifndef GNRC_IPV6_STACK_SIZE
90 #define GNRC_IPV6_STACK_SIZE (1536)
91 #endif
92 #ifndef GNRC_PKTDUMP_STACKSIZE
93 #define GNRC_PKTDUMP_STACKSIZE (THREAD_STACKSIZE_DEFAULT << 1)
94 #endif
95 
96 #ifndef ESP_NOW_STACKSIZE
97 #define ESP_NOW_STACKSIZE (2560)
98 #endif
99 
100 #ifndef TCPIP_THREAD_STACKSIZE
101 #define TCPIP_THREAD_STACKSIZE (3072)
102 #endif
103 
104 #ifndef ESP_WIFI_STACKSIZE
106 #define ESP_WIFI_STACKSIZE (1536)
107 #endif
108 
114 #define PRINTF_BUFSIZ 256
115 
116 #ifdef __cplusplus
117 }
118 #endif
119 
120 #endif /* CPU_CONF_H */
Xtensa ASM code specific configuration options for ESP SoCs.