periph_conf.h
Go to the documentation of this file.
1 /*
2  * Copyright (C) 2020 Inria
3  *
4  * This file is subject to the terms and conditions of the GNU Lesser
5  * General Public License v2.1. See the file LICENSE in the top level
6  * directory for more details.
7  */
8 
9 #pragma once
10 
21 /* Add specific clock configuration (HSE, LSE) for this board here */
22 #ifndef CONFIG_BOARD_HAS_LSE
23 #define CONFIG_BOARD_HAS_LSE 1
24 #endif
25 
26 #include "periph_cpu.h"
27 #include "clk_conf.h"
28 #include "cfg_i2c1_pb6_pb7.h"
29 #include "cfg_rtt_default.h"
30 #include "cfg_timer_tim2.h"
31 
32 #ifdef __cplusplus
33 extern "C" {
34 #endif
35 
40 static const uart_conf_t uart_config[] = {
41  {
42  .dev = USART2,
43  .rcc_mask = RCC_APB1ENR_USART2EN,
44  .rx_pin = GPIO_PIN(PORT_A, 15),
45  .tx_pin = GPIO_PIN(PORT_A, 2),
46  .rx_af = GPIO_AF4,
47  .tx_af = GPIO_AF4,
48  .bus = APB1,
49  .irqn = USART2_IRQn,
50  .type = STM32_USART,
51  .clk_src = 0, /* Use APB clock */
52  }
53 };
54 
55 #define UART_0_ISR (isr_usart2)
56 
57 #define UART_NUMOF ARRAY_SIZE(uart_config)
64 static const spi_conf_t spi_config[] = {
65  {
66  .dev = SPI1,
67  .mosi_pin = GPIO_PIN(PORT_B, 5),
68  .miso_pin = GPIO_PIN(PORT_B, 4),
69  .sclk_pin = GPIO_PIN(PORT_B, 3),
70  .cs_pin = SPI_CS_UNDEF,
71  .mosi_af = GPIO_AF0,
72  .miso_af = GPIO_AF0,
73  .sclk_af = GPIO_AF0,
74  .cs_af = GPIO_AF0,
75  .rccmask = RCC_APB2ENR_SPI1EN,
76  .apbbus = APB2
77  }
78 };
79 
80 #define SPI_NUMOF ARRAY_SIZE(spi_config)
87 static const adc_conf_t adc_config[] = {
88  { GPIO_PIN(PORT_A, 0), 0 }, /* Pin A0 */
89  { GPIO_PIN(PORT_A, 1), 1 }, /* Pin A1 */
90  { GPIO_PIN(PORT_A, 3), 3 }, /* Pin A2 */
91  { GPIO_PIN(PORT_A, 4), 4 }, /* Pin A3 */
92  { GPIO_PIN(PORT_A, 5), 5 }, /* Pin A4 */
93  { GPIO_PIN(PORT_A, 6), 6 }, /* Pin A5 */
94  { GPIO_PIN(PORT_A, 7), 7 }, /* Pin A6 */
95 };
96 
97 #define ADC_NUMOF ARRAY_SIZE(adc_config)
100 #ifdef __cplusplus
101 }
102 #endif
103 
@ PORT_B
port B
Definition: periph_cpu.h:47
@ PORT_A
port A
Definition: periph_cpu.h:46
#define GPIO_PIN(x, y)
Define a CPU specific GPIO pin generator macro.
Definition: periph_cpu.h:45
static const uart_conf_t uart_config[]
UART configuration.
Definition: periph_conf.h:38
static const spi_conf_t spi_config[]
SPI configuration.
Definition: periph_conf.h:96
static const adc_conf_t adc_config[]
ADC configuration.
Definition: periph_conf.h:250
Common configuration for STM32 I2C.
Common configuration for STM32 Timer peripheral based on TIM2.
@ GPIO_AF4
use alternate function 4
Definition: cpu_gpio.h:105
@ GPIO_AF0
use alternate function 0
Definition: cpu_gpio.h:101
@ STM32_USART
STM32 USART module type.
Definition: cpu_uart.h:37
#define SPI_CS_UNDEF
Define value for unused CS line.
Definition: periph_cpu.h:362
@ APB1
Advanced Peripheral Bus 1
Definition: periph_cpu.h:78
@ APB2
Advanced Peripheral Bus 2
Definition: periph_cpu.h:79
ADC device configuration.
Definition: periph_cpu.h:377
SPI device configuration.
Definition: periph_cpu.h:336
SPI_t * dev
pointer to the used SPI device
Definition: periph_cpu.h:337
UART device configuration.
Definition: periph_cpu.h:217
USART_t * dev
pointer to the used UART device
Definition: periph_cpu.h:218