periph_conf.h
Go to the documentation of this file.
1 /*
2  * SPDX-FileCopyrightText: 2017 Inria
3  * SPDX-License-Identifier: LGPL-2.1-only
4  */
5 
6 #pragma once
7 
18 #include "periph_cpu.h"
19 #include "cfg_clock_default.h"
20 #include "cfg_rtc_default.h"
21 #include "cfg_rtt_default.h"
22 #include "cfg_spi_default.h"
23 #include "cfg_timer_default.h"
24 #include "cfg_usbdev_default.h"
25 
26 #ifdef __cplusplus
27 extern "C" {
28 #endif
29 
34 static const uart_conf_t uart_config[] = {
35  {
36  .dev = &SERCOM5->USART,
37  .rx_pin = GPIO_PIN(PB,31), /* D0, RX Pin */
38  .tx_pin = GPIO_PIN(PB,30), /* D1, TX Pin */
39 #ifdef MODULE_PERIPH_UART_HW_FC
40  .rts_pin = GPIO_UNDEF,
41  .cts_pin = GPIO_UNDEF,
42 #endif
43  .mux = GPIO_MUX_D,
44  .rx_pad = UART_PAD_RX_1,
45  .tx_pad = UART_PAD_TX_0_RTS_2_CTS_3,
46  .flags = UART_FLAG_NONE,
47  .gclk_src = SAM0_GCLK_MAIN,
48  },
49  {
50  .dev = &SERCOM4->USART,
51  .rx_pin = GPIO_PIN(PB,13),
52  .tx_pin = GPIO_PIN(PB,14),
53 #ifdef MODULE_PERIPH_UART_HW_FC
54  .rts_pin = GPIO_UNDEF,
55  .cts_pin = GPIO_UNDEF,
56 #endif
57  .mux = GPIO_MUX_C,
58  .rx_pad = UART_PAD_RX_1,
59  .tx_pad = UART_PAD_TX_2,
60  .flags = UART_FLAG_NONE,
61  .gclk_src = SAM0_GCLK_MAIN,
62  },
63  { /* Connected to RN2483 */
64  .dev = &SERCOM0->USART,
65  .rx_pin = GPIO_PIN(PA,5),
66  .tx_pin = GPIO_PIN(PA,6),
67 #ifdef MODULE_PERIPH_UART_HW_FC
68  .rts_pin = GPIO_UNDEF,
69  .cts_pin = GPIO_UNDEF,
70 #endif
71  .mux = GPIO_MUX_D,
72  .rx_pad = UART_PAD_RX_1,
73  .tx_pad = UART_PAD_TX_2,
74  .flags = UART_FLAG_NONE,
75  .gclk_src = SAM0_GCLK_MAIN,
76  },
77 };
78 
79 /* interrupt function name mapping */
80 #define UART_0_ISR isr_sercom5
81 #define UART_1_ISR isr_sercom4
82 #define UART_2_ISR isr_sercom0
83 
84 #define UART_NUMOF ARRAY_SIZE(uart_config)
92 /* ADC Default values */
93 #define ADC_PRESCALER ADC_CTRLB_PRESCALER_DIV512
94 
95 #define ADC_NEG_INPUT ADC_INPUTCTRL_MUXNEG_GND
96 #define ADC_GAIN_FACTOR_DEFAULT ADC_INPUTCTRL_GAIN_DIV2
97 #define ADC_REF_DEFAULT ADC_REFCTRL_REFSEL_INTVCC1
98 
99 static const adc_conf_chan_t adc_channels[] = {
100  /* port, pin, muxpos */
101  { .inputctrl = ADC_INPUTCTRL_MUXPOS_PB00 }, /* A0 */
102  { .inputctrl = ADC_INPUTCTRL_MUXPOS_PB01 }, /* A1 */
103  { .inputctrl = ADC_INPUTCTRL_MUXPOS_PB02 }, /* A2 */
104  { .inputctrl = ADC_INPUTCTRL_MUXPOS_PB03 }, /* A3 */
105  { .inputctrl = ADC_INPUTCTRL_MUXPOS_PA08 }, /* A4 */
106  { .inputctrl = ADC_INPUTCTRL_MUXPOS_PA09 }, /* A5 */
107  { .inputctrl = ADC_INPUTCTRL_MUXPOS_PA04 }, /* A6 (temperature) */
108  { .inputctrl = ADC_INPUTCTRL_MUXPOS_PA10 }, /* A7 */
109  { .inputctrl = ADC_INPUTCTRL_MUXPOS_PA11 }, /* A8 */
110  { .inputctrl = ADC_INPUTCTRL_MUXPOS_PB05 }, /* BATVOLT */
111 };
112 
113 #define ADC_NUMOF ARRAY_SIZE(adc_channels)
120 static const i2c_conf_t i2c_config[] = {
121  {
122  .dev = &(SERCOM1->I2CM),
123  .speed = I2C_SPEED_NORMAL,
124  .scl_pin = GPIO_PIN(PA, 17),
125  .sda_pin = GPIO_PIN(PA, 16),
126  .mux = GPIO_MUX_C,
127  .gclk_src = SAM0_GCLK_MAIN,
128  .flags = I2C_FLAG_NONE,
129  },
130  {
131  .dev = &(SERCOM2->I2CM),
132  .speed = I2C_SPEED_NORMAL,
133  .scl_pin = GPIO_PIN(PA, 9),
134  .sda_pin = GPIO_PIN(PA, 8),
135  .mux = GPIO_MUX_C,
136  .gclk_src = SAM0_GCLK_MAIN,
137  .flags = I2C_FLAG_NONE
138  }
139 };
140 #define I2C_NUMOF ARRAY_SIZE(i2c_config)
143 #ifdef __cplusplus
144 }
145 #endif
146 
#define GPIO_PIN(x, y)
Define a CPU specific GPIO pin generator macro.
Definition: periph_cpu.h:42
#define GPIO_UNDEF
Definition of a fitting UNDEF value.
static const uart_conf_t uart_config[]
UART configuration.
Definition: periph_conf.h:35
static const i2c_conf_t i2c_config[]
I2C configuration.
Definition: periph_conf.h:65
Default RTC configuration for SODAQ boards.
static const gpio_t adc_channels[]
Static array with declared ADC channels.
@ I2C_SPEED_NORMAL
normal mode: ~100 kbit/s
Definition: periph_cpu.h:274
@ UART_PAD_RX_1
select pad 1
@ PB
port B
@ PA
port A
@ I2C_FLAG_NONE
No flags set.
@ UART_FLAG_NONE
No flags set.
@ UART_PAD_TX_0_RTS_2_CTS_3
TX is pad 0, on top RTS on pad 2 and CTS on pad 3.
@ UART_PAD_TX_2
select pad 2
@ GPIO_MUX_D
select peripheral function D
@ GPIO_MUX_C
select peripheral function C
#define ADC_INPUTCTRL_MUXPOS_PB02
Alias for PIN10.
Definition: periph_cpu.h:128
#define ADC_INPUTCTRL_MUXPOS_PA10
Alias for PIN18.
Definition: periph_cpu.h:136
#define ADC_INPUTCTRL_MUXPOS_PA11
Alias for PIN19.
Definition: periph_cpu.h:137
#define ADC_INPUTCTRL_MUXPOS_PA08
Alias for PIN16.
Definition: periph_cpu.h:134
#define ADC_INPUTCTRL_MUXPOS_PA09
Alias for PIN17.
Definition: periph_cpu.h:135
#define ADC_INPUTCTRL_MUXPOS_PB01
Alias for PIN9.
Definition: periph_cpu.h:127
#define ADC_INPUTCTRL_MUXPOS_PA04
Alias for PIN4.
Definition: periph_cpu.h:122
#define ADC_INPUTCTRL_MUXPOS_PB03
Alias for PIN11.
Definition: periph_cpu.h:129
#define ADC_INPUTCTRL_MUXPOS_PB05
Alias for PIN13.
Definition: periph_cpu.h:131
#define ADC_INPUTCTRL_MUXPOS_PB00
Alias for PIN8.
Definition: periph_cpu.h:126
#define SAM0_GCLK_MAIN
120 MHz main clock
Definition: periph_cpu.h:73
ADC Channel Configuration.
I2C configuration structure.
Definition: periph_cpu.h:295
TWI_t * dev
Pointer to hardware module registers.
Definition: periph_cpu.h:296
UART device configuration.
Definition: periph_cpu.h:214
USART_t * dev
pointer to the used UART device
Definition: periph_cpu.h:215