22 #include "cpu_conf_common.h" 
   46 #define CPU_DEFAULT_IRQ_PRIO            (1U) 
   47 #define CPU_IRQ_NUMOF                   IRQN_COUNT 
   48 #define CPU_FLASH_BASE                  FLASH_BASE 
   59 #ifndef CONFIG_CC26XX_CC13XX_UPDATE_CCFG 
   60 #define CONFIG_CC26XX_CC13XX_UPDATE_CCFG            0 
   69 #ifndef CONFIG_CC26XX_CC13XX_FORCE_VDDR_HH 
   70 #define CONFIG_CC26XX_CC13XX_FORCE_VDDR_HH          0 
   81 #ifndef CONFIG_CC26XX_CC13XX_GPRAM 
   82 #define CONFIG_CC26XX_CC13XX_GPRAM                  0 
   89 #if IS_ACTIVE(CONFIG_CC26XX_CC13XX_BL_LEVEL_ACTIVE_HIGH) 
   90 #define CONFIG_CC26XX_CC13XX_BL_LEVEL               0x1 
   91 #elif IS_ACTIVE(CONFIG_CC26XX_CC13XX_BL_LEVEL_ACTIVE_LOW) 
   92 #define CONFIG_CC26XX_CC13XX_BL_LEVEL               0x0 
   95 #ifndef CONFIG_CC26XX_CC13XX_BL_LEVEL 
   96 #define CONFIG_CC26XX_CC13XX_BL_LEVEL               0x1 
  103 #ifndef CONFIG_CC26XX_CC13XX_BL_PIN 
  104 #define CONFIG_CC26XX_CC13XX_BL_PIN                 0xFF 
  108 #if IS_ACTIVE(CONFIG_CPU_FAM_CC13XX) 
  110 #if IS_ACTIVE(CONFIG_CC26XX_CC13XX_FORCE_VDDR_HH) 
  111 #define SET_MODE_CONF_1_ALT_DCDC_VMIN               0xC   
  112 #define SET_MODE_CONF_VDDR_EXT_LOAD                 0x1   
  117 #if !IS_ACTIVE(CONFIG_CC26XX_CC13XX_GPRAM) 
  118 #define SET_SIZE_AND_DIS_FLAGS_DIS_GPRAM            0x1   
  121 #if IS_ACTIVE(CONFIG_CC26XX_CC13XX_ROM_BOOTLOADER) 
  122 #define SET_BL_CONFIG_BOOTLOADER_ENABLE             0xC5  
  123 #define SET_BL_CONFIG_BL_ENABLE                     0xC5  
  125 #if defined(CONFIG_CC26XX_CC13XX_BL_LEVEL) 
  126 #define SET_BL_CONFIG_BL_LEVEL                      CONFIG_CC26XX_CC13XX_BL_LEVEL 
  129 #if IS_ACTIVE(CONFIG_CC26XX_CC13XX_BL_PIN_EN) 
  130 #define SET_BL_CONFIG_BL_PIN_NUMBER                 CONFIG_CC26XX_CC13XX_BL_PIN 
  136 #if IS_ACTIVE(CONFIG_CC26XX_CC13XX_DIS_GPRAM) 
  137 #define NUM_HEAPS (1) 
  139 #define NUM_HEAPS (2) 
  151 #ifndef SET_EXT_LF_CLK_DIO 
  152 #define SET_EXT_LF_CLK_DIO                          0x01 
  167 #ifndef SET_EXT_LF_CLK_RTC_INCREMENT 
  168 #define SET_EXT_LF_CLK_RTC_INCREMENT                0x800000 
  171 #if defined(CPU_VARIANT_X2) || defined(DOXYGEN) 
  182 #ifndef SET_MODE_CONF_1_TCXO_TYPE 
  183 #define SET_MODE_CONF_1_TCXO_TYPE                   0x01 
  193 #ifndef SET_MODE_CONF_1_TCXO_MAX_START 
  194 #define SET_MODE_CONF_1_TCXO_MAX_START              0x7F 
  217 #ifndef SET_MODE_CONF_1_ALT_DCDC_VMIN 
  218 #define SET_MODE_CONF_1_ALT_DCDC_VMIN               0x8 
  226 #ifndef SET_MODE_CONF_1_ALT_DCDC_DITHER_EN 
  227 #define SET_MODE_CONF_1_ALT_DCDC_DITHER_EN          0x0 
  237 #ifndef SET_MODE_CONF_1_ALT_DCDC_IPEAK 
  238 #define SET_MODE_CONF_1_ALT_DCDC_IPEAK              0x0 
  244 #ifndef SET_MODE_CONF_1_DELTA_IBIAS_INIT 
  245 #define SET_MODE_CONF_1_DELTA_IBIAS_INIT            0x0 
  251 #ifndef SET_MODE_CONF_1_DELTA_IBIAS_OFFSET 
  252 #define SET_MODE_CONF_1_DELTA_IBIAS_OFFSET          0x0 
  258 #ifndef SET_MODE_CONF_1_XOSC_MAX_START 
  259 #define SET_MODE_CONF_1_XOSC_MAX_START              0x10 
  265 #ifndef SET_SIZE_AND_DIS_FLAGS_SIZE_OF_CCFG 
  266 #define SET_SIZE_AND_DIS_FLAGS_SIZE_OF_CCFG         0x0058 
  272 #ifndef SET_SIZE_AND_DIS_FLAGS_DISABLE_FLAGS 
  273 #define SET_SIZE_AND_DIS_FLAGS_DISABLE_FLAGS    \ 
  274     (CCFG_SIZE_AND_DIS_FLAGS_DISABLE_FLAGS_m >> \ 
  275      CCFG_SIZE_AND_DIS_FLAGS_DISABLE_FLAGS_s) 
  283 #ifndef SET_SIZE_AND_DIS_FLAGS_DIS_TCXO 
  284 #define SET_SIZE_AND_DIS_FLAGS_DIS_TCXO             0x1 
  295 #ifndef SET_SIZE_AND_DIS_FLAGS_DIS_GPRAM 
  296 #define SET_SIZE_AND_DIS_FLAGS_DIS_GPRAM            0x0 
  308 #ifndef SET_SIZE_AND_DIS_FLAGS_DIS_ALT_DCDC_SETTING 
  309 #define SET_SIZE_AND_DIS_FLAGS_DIS_ALT_DCDC_SETTING 0x0 
  321 #ifndef SET_SIZE_AND_DIS_FLAGS_DIS_XOSC_OVR 
  322 #define SET_SIZE_AND_DIS_FLAGS_DIS_XOSC_OVR         0x1 
  335 #ifndef SET_MODE_CONF_VDDR_TRIM_SLEEP_DELTA 
  336 #define SET_MODE_CONF_VDDR_TRIM_SLEEP_DELTA         0xF 
  344 #ifndef SET_MODE_CONF_DCDC_RECHARGE 
  345 #define SET_MODE_CONF_DCDC_RECHARGE                 0x0 
  353 #ifndef SET_MODE_CONF_DCDC_ACTIVE 
  354 #define SET_MODE_CONF_DCDC_ACTIVE                   0x0 
  361 #ifndef SET_MODE_CONF_VDDR_EXT_LOAD 
  362 #define SET_MODE_CONF_VDDR_EXT_LOAD                 0x0 
  372 #ifndef SET_MODE_CONF_VDDS_BOD_LEVEL 
  373 #define SET_MODE_CONF_VDDS_BOD_LEVEL                0x1 
  384 #ifndef SET_MODE_CONF_SCLK_LF_OPTION 
  385 #define SET_MODE_CONF_SCLK_LF_OPTION                0x2 
  402 #ifndef SET_MODE_CONF_VDDR_TRIM_SLEEP_TC 
  403 #define SET_MODE_CONF_VDDR_TRIM_SLEEP_TC            0x1 
  409 #ifndef SET_MODE_CONF_RTC_COMP 
  410 #define SET_MODE_CONF_RTC_COMP                      0x1 
  421 #ifndef SET_MODE_CONF_XOSC_FREQ 
  422 #define SET_MODE_CONF_XOSC_FREQ                     0x2 
  431 #ifndef SET_MODE_CONF_XOSC_CAP_MOD 
  432 #define SET_MODE_CONF_XOSC_CAP_MOD                  0x1 
  438 #ifndef SET_MODE_CONF_HF_COMP 
  439 #define SET_MODE_CONF_HF_COMP                       0x1 
  447 #ifndef SET_MODE_CONF_XOSC_CAPARRAY_DELTA 
  448 #define SET_MODE_CONF_XOSC_CAPARRAY_DELTA           0xFF 
  459 #ifndef SET_MODE_CONF_VDDR_CAP 
  460 #define SET_MODE_CONF_VDDR_CAP                      0x3A 
  470 #ifndef SET_BL_CONFIG_BOOTLOADER_ENABLE 
  471 #define SET_BL_CONFIG_BOOTLOADER_ENABLE             0x00 
  480 #ifndef SET_BL_CONFIG_BL_LEVEL 
  481 #define SET_BL_CONFIG_BL_LEVEL                      0x1 
  488 #ifndef SET_BL_CONFIG_BL_PIN_NUMBER 
  489 #define SET_BL_CONFIG_BL_PIN_NUMBER                 0xFF 
  497 #ifndef SET_BL_CONFIG_BL_ENABLE 
  498 #define SET_BL_CONFIG_BL_ENABLE                     0xFF 
  506 #ifndef SET_CCFG_TAP_DAP_0_CPU_DAP_ENABLE 
  507 #define SET_CCFG_TAP_DAP_0_CPU_DAP_ENABLE           0xC5 
  515 #ifndef SET_CCFG_TAP_DAP_0_PWRPROF_TAP_ENABLE 
  516 #define SET_CCFG_TAP_DAP_0_PWRPROF_TAP_ENABLE       0xC5 
  524 #ifndef SET_CCFG_TAP_DAP_0_TEST_TAP_ENABLE 
  525 #define SET_CCFG_TAP_DAP_0_TEST_TAP_ENABLE          0x00 
CC26xx, CC13xx definitions.
 
CC26xx/CC13xx MCU I/O register definitions.
 
CC26xx/CC13xx CCFG register definitions.
 
Driver for the cc26xx/cc13xx GPIO controller.
 
definitions for the CC26xx/CC13XX GPT modules
 
CC26xx/CC13xx ROM Hard-API.
 
CC26xx/CC13xx MCU I/O register definitions.
 
CC26xx/CC13xx MCU I/O register definitions.
 
CC26xx/CC13xx MCU I/O register definitions.
 
CC26xx/CC13xx UART interface.
 
CC26xx/CC13xx VIMS register definitions.
 
CC26xx/CC13xx WDT register definitions.
 
Common macros and compiler attributes/pragmas configuration.