18 #include "vendor/gd32vf103_core.h" 
   19 #include "cpu_conf_common.h" 
   25 #define CLIC_NUM_INTERRUPTS  (ECLIC_NUM_INTERRUPTS) 
   26 #define CLIC_BASE_ADDR       (ECLIC_CTRL_ADDR) 
   27 #define CPU_DEFAULT_IRQ_PRIO (0xFF) 
   32 #define HAVE_CSR_MIE                    (0) 
   38 #define FLASHPAGE_SIZE                  (1024U) 
   39 #define FLASHPAGE_NUMOF                 (128U) 
   40 #define FLASHPAGE_WRITE_BLOCK_SIZE      (2U) 
   41 #define FLASHPAGE_WRITE_BLOCK_ALIGNMENT (4U) 
   42 #define CPU_FLASH_BASE                  0x08000000 
   63 #ifndef CONFIG_AFIO_PCF0_SWJ_CFG 
   70 #define CONFIG_AFIO_PCF0_SWJ_CFG    SWJ_CFG_NO_NJTRST 
afio_pcf0_swj_cfg_t
Possible values of the SWJ_CFG field in the AFIO->PCF0 register.
 
@ SWJ_CFG_NO_NJTRST
JTAG enabled, but NJTRST disabled and pin PB4 usable as GPIO.
 
@ SWJ_CFG_FULL_JTAG
Full JTAG interface (reset value)
 
@ SWJ_CFG_NO_JTAG
JTAG disabled, all debug pins usable as GPIOs.