periph_conf.h
Go to the documentation of this file.
1 /*
2  * Copyright (C) 2017 Inria
3  *
4  * This file is subject to the terms and conditions of the GNU Lesser
5  * General Public License v2.1. See the file LICENSE in the top level
6  * directory for more details.
7  */
8 
9 #pragma once
10 
21 /* Add specific clock configuration (HSE, LSE) for this board here */
22 #ifndef CONFIG_BOARD_HAS_LSE
23 #define CONFIG_BOARD_HAS_LSE 1
24 #endif
25 
26 #include "periph_cpu.h"
27 #include "clk_conf.h"
28 #include "cfg_i2c1_pb8_pb9.h"
29 #include "cfg_rtt_default.h"
30 #include "cfg_usb_otg_fs.h"
31 
32 #ifdef __cplusplus
33 extern "C" {
34 #endif
35 
40 static const timer_conf_t timer_config[] = {
41  {
42  .dev = TIM2,
43  .max = 0xffffffff,
44  .rcc_mask = RCC_APB1ENR1_TIM2EN,
45  .bus = APB1,
46  .irqn = TIM2_IRQn
47  },
48  {
49  .dev = TIM5,
50  .max = 0xffffffff,
51  .rcc_mask = RCC_APB1ENR1_TIM5EN,
52  .bus = APB1,
53  .irqn = TIM5_IRQn
54  },
55 };
56 
57 #define TIMER_0_ISR isr_tim2
58 #define TIMER_1_ISR isr_tim5
59 
60 #define TIMER_NUMOF ARRAY_SIZE(timer_config)
67 static const uart_conf_t uart_config[] = {
68  {
69  .dev = LPUART1,
70  .rcc_mask = RCC_APB1ENR2_LPUART1EN,
71  .rx_pin = GPIO_PIN(PORT_G, 8),
72  .tx_pin = GPIO_PIN(PORT_G, 7),
73  .rx_af = GPIO_AF8,
74  .tx_af = GPIO_AF8,
75  .bus = APB12,
76  .irqn = LPUART1_IRQn,
77  .type = STM32_LPUART,
78  .clk_src = 0,
79  },
80  {
81  .dev = USART3,
82  .rcc_mask = RCC_APB1ENR1_USART3EN,
83  .rx_pin = GPIO_PIN(PORT_D, 9),
84  .tx_pin = GPIO_PIN(PORT_D, 8),
85  .rx_af = GPIO_AF7,
86  .tx_af = GPIO_AF7,
87  .bus = APB1,
88  .irqn = USART3_IRQn,
89  .type = STM32_USART,
90  .clk_src = 0, /* Use APB clock */
91 #ifdef UART_USE_DMA
92  .dma_stream = 5,
93  .dma_chan = 4
94 #endif
95  }
96 };
97 
98 #define UART_0_ISR (isr_lpuart1)
99 #define UART_1_ISR (isr_usart3)
100 #define UART_1_DMA_ISR (isr_dma1_stream5)
101 
102 #define UART_NUMOF ARRAY_SIZE(uart_config)
109 static const pwm_conf_t pwm_config[] = {
110  {
111  .dev = TIM1,
112  .rcc_mask = RCC_APB2ENR_TIM1EN,
113  .chan = { { .pin = GPIO_PIN(PORT_E, 9) /* D6 */, .cc_chan = 0},
114  { .pin = GPIO_PIN(PORT_E, 11) /* D5 */, .cc_chan = 1},
115  { .pin = GPIO_PIN(PORT_E, 13) /* D3 */, .cc_chan = 2},
116  { .pin = GPIO_UNDEF, .cc_chan = 0} },
117  .af = GPIO_AF1,
118  .bus = APB2
119  },
120  {
121  .dev = TIM4,
122  .rcc_mask = RCC_APB1ENR1_TIM4EN,
123  .chan = { { .pin = GPIO_PIN(PORT_D, 15) /* D9 */, .cc_chan = 3},
124  { .pin = GPIO_UNDEF, .cc_chan = 0},
125  { .pin = GPIO_UNDEF, .cc_chan = 0},
126  { .pin = GPIO_UNDEF, .cc_chan = 0} },
127  .af = GPIO_AF2,
128  .bus = APB1
129  },
130 };
131 
132 #define PWM_NUMOF ARRAY_SIZE(pwm_config)
139 static const spi_conf_t spi_config[] = {
140  {
141  .dev = SPI1,
142  .mosi_pin = GPIO_PIN(PORT_A, 7),
143  .miso_pin = GPIO_PIN(PORT_A, 6),
144  .sclk_pin = GPIO_PIN(PORT_A, 5),
145  .cs_pin = SPI_CS_UNDEF,
146  .mosi_af = GPIO_AF5,
147  .miso_af = GPIO_AF5,
148  .sclk_af = GPIO_AF5,
149  .cs_af = GPIO_AF5,
150  .rccmask = RCC_APB2ENR_SPI1EN,
151  .apbbus = APB2
152  }
153 };
154 
155 #define SPI_NUMOF ARRAY_SIZE(spi_config)
186 static const adc_conf_t adc_config[] = {
187  { .pin = GPIO_PIN(PORT_A, 3), .dev = 0, .chan = 8 }, /* ADC12_IN8 */
188  { .pin = GPIO_PIN(PORT_C, 0), .dev = 0, .chan = 1 }, /* ADC123_IN1 */
189  { .pin = GPIO_PIN(PORT_C, 3), .dev = 0, .chan = 4 }, /* ADC123_IN4 */
190  { .pin = GPIO_PIN(PORT_C, 1), .dev = 0, .chan = 2 }, /* ADC123_IN2 */
191  { .pin = GPIO_PIN(PORT_C, 4), .dev = 0, .chan = 13 }, /* ADC12_IN13 */
192  { .pin = GPIO_PIN(PORT_C, 5), .dev = 0, .chan = 14 }, /* ADC12_IN14 */
193  { .pin = GPIO_UNDEF, .dev = 0, .chan = 18 },
194 };
195 
199 #define ADC_NUMOF ARRAY_SIZE(adc_config)
200 
204 #define VBAT_ADC ADC_LINE(6)
205 
208 #ifdef __cplusplus
209 }
210 #endif
211 
@ PORT_G
port G
Definition: periph_cpu.h:52
@ PORT_C
port C
Definition: periph_cpu.h:48
@ PORT_E
port E
Definition: periph_cpu.h:50
@ PORT_A
port A
Definition: periph_cpu.h:46
@ PORT_D
port D
Definition: periph_cpu.h:49
#define GPIO_PIN(x, y)
Define a CPU specific GPIO pin generator macro.
Definition: periph_cpu.h:45
#define GPIO_UNDEF
Definition of a fitting UNDEF value.
static const uart_conf_t uart_config[]
UART configuration.
Definition: periph_conf.h:38
static const spi_conf_t spi_config[]
SPI configuration.
Definition: periph_conf.h:96
static const timer_conf_t timer_config[]
All timers on board.
Definition: periph_conf.h:39
static const pwm_conf_t pwm_config[]
Actual PWM configuration.
Definition: periph_conf.h:221
static const adc_conf_t adc_config[]
ADC configuration.
Definition: periph_conf.h:186
Common configuration for STM32 I2C.
Common configuration for STM32 OTG FS peripheral.
@ GPIO_AF1
use alternate function 1
Definition: cpu_gpio.h:102
@ GPIO_AF2
use alternate function 2
Definition: cpu_gpio.h:103
@ GPIO_AF5
use alternate function 5
Definition: cpu_gpio.h:106
@ GPIO_AF8
use alternate function 8
Definition: cpu_gpio.h:110
@ GPIO_AF7
use alternate function 7
Definition: cpu_gpio.h:108
@ STM32_LPUART
STM32 Low-power UART (LPUART) module type.
Definition: cpu_uart.h:38
@ STM32_USART
STM32 USART module type.
Definition: cpu_uart.h:37
#define SPI_CS_UNDEF
Define value for unused CS line.
Definition: periph_cpu.h:362
@ APB1
Advanced Peripheral Bus 1
Definition: periph_cpu.h:78
@ APB2
Advanced Peripheral Bus 2
Definition: periph_cpu.h:79
ADC device configuration.
Definition: periph_cpu.h:377
gpio_t pin
pin connected to the channel
Definition: periph_cpu.h:287
PWM device configuration.
mini_timer_t * dev
Timer used.
SPI device configuration.
Definition: periph_cpu.h:336
SPI_t * dev
pointer to the used SPI device
Definition: periph_cpu.h:337
Timer device configuration.
Definition: periph_cpu.h:263
TC0_t * dev
Pointer to the used as Timer device.
Definition: periph_cpu.h:264
UART device configuration.
Definition: periph_cpu.h:217
USART_t * dev
pointer to the used UART device
Definition: periph_cpu.h:218