19 #ifndef CONFIG_BOARD_HAS_LSE
20 #define CONFIG_BOARD_HAS_LSE 1
24 #ifndef CONFIG_BOARD_HAS_HSE
25 #define CONFIG_BOARD_HAS_HSE 1
29 #ifndef CONFIG_CLOCK_HSE
30 #define CONFIG_CLOCK_HSE MHZ(25)
35 #include "periph_cpu.h"
37 #include "cfg_rtt_default.h"
39 #if defined(MODULE_PERIPH_USBDEV_HS_ULPI)
65 #define DMA_0_ISR isr_dma2_stream7
66 #define DMA_1_ISR isr_dma2_stream6
67 #define DMA_2_ISR isr_dma1_stream6
69 #define DMA_3_ISR isr_dma2_stream2
70 #define DMA_4_ISR isr_dma2_stream5
71 #define DMA_5_ISR isr_dma2_stream3
72 #define DMA_6_ISR isr_dma2_stream4
74 #define DMA_7_ISR isr_dma2_stream0
76 #define DMA_NUMOF ARRAY_SIZE(dma_config)
86 .rcc_mask = RCC_APB2ENR_USART1EN,
93 #ifdef MODULE_PERIPH_DMA
100 .rcc_mask = RCC_APB2ENR_USART6EN,
107 #ifdef MODULE_PERIPH_DMA
114 #define UART_0_ISR (isr_usart1)
115 #define UART_0_DMA_ISR (isr_dma2_stream7)
116 #define UART_6_ISR (isr_usart6)
117 #define UART_6_DMA_ISR (isr_dma2_stream6)
119 #define UART_NUMOF ARRAY_SIZE(uart_config)
137 .rccmask = RCC_APB1ENR_SPI2EN,
139 #ifdef MODULE_PERIPH_DMA
148 #define SPI_NUMOF ARRAY_SIZE(spi_config)
164 .rcc_mask = RCC_APB1ENR_I2C1EN,
165 .rcc_sw_mask = RCC_DCKCFGR2_I2C1SEL_1,
166 .irqn = I2C1_ER_IRQn,
176 .rcc_mask = RCC_APB1ENR_I2C3EN,
177 .rcc_sw_mask = RCC_DCKCFGR2_I2C3SEL_1,
178 .irqn = I2C3_ER_IRQn,
182 #define I2C_0_ISR isr_i2c1_er
183 #define I2C_1_ISR isr_i2c3_er
185 #define I2C_NUMOF ARRAY_SIZE(i2c_config)
211 #define ETH_DMA_ISR isr_dma2_stream0
221 .rcc_mask = RCC_APB2ENR_LTDCEN,
271 #if defined(MODULE_PERIPH_USBDEV_HS_ULPI) || DOXYGEN
284 #define DWC2_USB_OTG_HS_ENABLED
291 .
periph = USB_OTG_HS_PERIPH_BASE,
294 .rcc_mask = RCC_AHB1ENR_OTGHSEN,
316 #define USBDEV_NUMOF ARRAY_SIZE(dwc2_usb_otg_fshs_config)
330 .rcc_mask = RCC_AHB3ENR_FMCEN,
331 #if MODULE_PERIPH_FMC_SDRAM
364 #if MODULE_PERIPH_FMC_16BIT
396 .address = 0xc0000000,
405 .burst_write =
false,
406 .burst_len = FMC_BURST_LENGTH_1,
407 .burst_interleaved =
false,
408 .write_protect =
false,
411 .row_to_col_delay = 2,
416 .exit_self_refresh = 7,
417 .load_mode_register = 2,
418 .refresh_period = 16,
427 #define FMC_BANK_NUMOF ARRAY_SIZE(fmc_bank_config)
442 .rcc_mask = RCC_APB2ENR_SDMMC1EN,
452 #ifdef MODULE_PERIPH_DMA
463 #define SDMMC_CONFIG_NUMOF 1
#define GPIO_PIN(x, y)
Define a CPU specific GPIO pin generator macro.
static const uart_conf_t uart_config[]
UART configuration.
static const spi_conf_t spi_config[]
SPI configuration.
static const i2c_conf_t i2c_config[]
I2C configuration.
static const sdmmc_conf_t sdmmc_config[]
SDIO/SDMMC static configuration struct.
static const ltdc_conf_t ltdc_config
LTDC static configuration struct.
static const dwc2_usb_otg_fshs_config_t dwc2_usb_otg_fshs_config[]
Common USB OTG HS configuration with ULPI HS PHY.
static const fmc_bank_conf_t fmc_bank_config[]
FMC Bank configuration.
static const fmc_conf_t fmc_config
FMC controller configuration.
Common configuration for STM32 Timer peripheral based on TIM2.
Common configuration for STM32 OTG FS peripheral.
@ RMII
Configuration for RMII.
@ GPIO_AF5
use alternate function 5
@ GPIO_AF4
use alternate function 4
@ GPIO_AF10
use alternate function 10
@ GPIO_AF9
use alternate function 9
@ GPIO_AF14
use alternate function 14
@ GPIO_AF12
use alternate function 12
@ GPIO_AF7
use alternate function 7
#define SPI_CS_UNDEF
Define value for unused CS line.
@ APB1
Advanced Peripheral Bus 1
@ APB2
Advanced Peripheral Bus 2
@ FMC_SDRAM
SDRAM Controller used.
@ FMC_BUS_WIDTH_16BIT
16 bit data bus width
#define MII_BMCR_FULL_DPLX
Set for full duplex.
#define MII_BMCR_SPEED_100
Set speed to 100 Mbps.
@ GPIO_IN_PU
configure as input with pull-up resistor
@ I2C_SPEED_NORMAL
normal mode: ~100 kbit/s
Interface definition for MII/RMII h.
int stream
DMA stream on stm32f2/4/7, channel on others STM32F2/4/7:
uintptr_t periph
USB peripheral base address.
Ethernet Peripheral configuration.
eth_mode_t mode
Select configuration mode.
Bank configuration structure.
FMC peripheral configuration.
I2C configuration structure.
TWI_t * dev
Pointer to hardware module registers.
LTDC Peripheral configuration.
SDMMC slot configuration.
SPI device configuration.
SPI_t * dev
pointer to the used SPI device
UART device configuration.
USART_t * dev
pointer to the used UART device
#define MiB(x)
A macro to return the bytes in x MiB.
Low level USB FS/HS driver definitions for MCUs with Synopsys DWC2 IP core.
@ DWC2_USB_OTG_PHY_ULPI
ULPI for external HS PHY.
@ DWC2_USB_OTG_HS
High speed peripheral.