mtd_spi_nor.h
Go to the documentation of this file.
1 /*
2  * Copyright (C) 2016 Eistec AB
3  * 2017 OTA keys S.A.
4  *
5  * This file is subject to the terms and conditions of the GNU Lesser
6  * General Public License v2.1. See the file LICENSE in the top level
7  * directory for more details.
8  */
9 
24 #ifndef MTD_SPI_NOR_H
25 #define MTD_SPI_NOR_H
26 
27 #include <stdint.h>
28 
29 #include "periph_conf.h"
30 #include "periph/spi.h"
31 #include "periph/gpio.h"
32 #include "mtd.h"
33 
34 #ifdef __cplusplus
35 extern "C"
36 {
37 #endif
38 
42 typedef struct {
43  uint8_t rdid;
44  uint8_t wren;
45  uint8_t rdsr;
46  uint8_t wrsr;
47  uint8_t read;
48  uint8_t read_fast;
49  uint8_t page_program;
50  uint8_t sector_erase;
51  uint8_t block_erase_32k;
52  uint8_t block_erase_64k;
53  uint8_t chip_erase;
54  uint8_t sleep;
55  uint8_t wake;
56  /* TODO: enter 4 byte address mode for large memories */
58 
64 typedef struct __attribute__((packed)) {
65  uint8_t bank;
66  uint8_t manuf;
67  uint8_t device[2];
69 
75 #define JEDEC_NEXT_BANK (0x7f)
76 
82 #define JEDEC_BANK_MAX (10)
83 
87 #define SPI_NOR_F_SECT_4K (1)
88 
92 #define SPI_NOR_F_SECT_32K (2)
93 
97 #define SPI_NOR_F_SECT_64K (4)
98 
102 typedef struct {
104  uint32_t wait_chip_erase;
105  uint32_t wait_64k_erase;
106  uint32_t wait_32k_erase;
107  uint32_t wait_sector_erase;
108  uint32_t wait_chip_wake_up;
110  uint16_t flag;
111  spi_t spi;
113  gpio_t cs;
114  gpio_t wp;
115  gpio_t hold;
117 
123 typedef struct {
133  uint32_t page_addr_mask;
139  uint32_t sec_addr_mask;
151  uint8_t sec_addr_shift;
157  uint8_t addr_width;
158 } mtd_spi_nor_t;
159 
163 extern const mtd_desc_t mtd_spi_nor_driver;
164 
165 /* Available opcode tables for known devices */
166 /* Defined in mtd_spi_nor_configs.c */
175 
182 
183 #ifdef __cplusplus
184 }
185 #endif
186 
187 #endif /* MTD_SPI_NOR_H */
spi_clk_t
Definition: periph_cpu.h:352
Low-level GPIO peripheral driver interface definitions.
const mtd_spi_nor_opcode_t mtd_spi_nor_opcode_default
Default command opcodes.
const mtd_desc_t mtd_spi_nor_driver
NOR flash SPI MTD device operations table.
const mtd_spi_nor_opcode_t mtd_spi_nor_opcode_default_4bytes
Default 4-byte addresses opcodes.
spi_mode_t
Support SPI modes.
Definition: periph_cpu.h:43
Low-level SPI peripheral driver interface definition.
MTD driver interface.
Definition: mtd.h:204
MTD device descriptor.
Definition: mtd.h:112
Internal representation of JEDEC memory ID codes.
Definition: mtd_spi_nor.h:64
uint8_t bank
Manufacturer ID bank number, 1 through 10, see JEP106.
Definition: mtd_spi_nor.h:65
uint8_t manuf
Manufacturer ID, 1 byte.
Definition: mtd_spi_nor.h:66
SPI NOR flash opcode table.
Definition: mtd_spi_nor.h:42
uint8_t read_fast
Read data bytes, 3 byte address, at higher speed.
Definition: mtd_spi_nor.h:48
uint8_t wrsr
Write status register.
Definition: mtd_spi_nor.h:46
uint8_t block_erase_32k
32KiB block erase
Definition: mtd_spi_nor.h:51
uint8_t page_program
Page program.
Definition: mtd_spi_nor.h:49
uint8_t read
Read data bytes, 3 byte address.
Definition: mtd_spi_nor.h:47
uint8_t chip_erase
Chip erase.
Definition: mtd_spi_nor.h:53
uint8_t block_erase_64k
Block erase (usually 64 KiB)
Definition: mtd_spi_nor.h:52
uint8_t wake
Release from deep power down.
Definition: mtd_spi_nor.h:55
uint8_t sleep
Deep power down.
Definition: mtd_spi_nor.h:54
uint8_t sector_erase
Block erase 4 KiB.
Definition: mtd_spi_nor.h:50
uint8_t rdid
Read identification (JEDEC ID)
Definition: mtd_spi_nor.h:43
uint8_t wren
Write enable.
Definition: mtd_spi_nor.h:44
uint8_t rdsr
Read status register.
Definition: mtd_spi_nor.h:45
Compile-time parameters for a serial flash device.
Definition: mtd_spi_nor.h:102
uint32_t wait_chip_wake_up
Chip wake up time in µs.
Definition: mtd_spi_nor.h:108
gpio_t hold
HOLD pin GPIO handle.
Definition: mtd_spi_nor.h:115
gpio_t wp
Write Protect pin GPIO handle.
Definition: mtd_spi_nor.h:114
uint16_t flag
Config flags.
Definition: mtd_spi_nor.h:110
spi_clk_t clk
SPI clock.
Definition: mtd_spi_nor.h:109
const mtd_spi_nor_opcode_t * opcode
Opcode table for the device.
Definition: mtd_spi_nor.h:103
spi_t spi
SPI bus the device is connected to.
Definition: mtd_spi_nor.h:111
spi_mode_t mode
SPI mode.
Definition: mtd_spi_nor.h:112
uint32_t wait_sector_erase
4KB sector erase wait time in µs
Definition: mtd_spi_nor.h:107
uint32_t wait_chip_erase
Full chip erase wait time in µs.
Definition: mtd_spi_nor.h:104
gpio_t cs
CS pin GPIO handle.
Definition: mtd_spi_nor.h:113
uint32_t wait_32k_erase
32KB page erase wait time in µs
Definition: mtd_spi_nor.h:106
uint32_t wait_64k_erase
64KB page erase wait time in µs
Definition: mtd_spi_nor.h:105
Device descriptor for serial flash memory devices.
Definition: mtd_spi_nor.h:123
uint32_t page_addr_mask
bitmask to corresponding to the page address
Definition: mtd_spi_nor.h:133
mtd_jedec_id_t jedec_id
JEDEC ID of the chip.
Definition: mtd_spi_nor.h:126
mtd_dev_t base
inherit from mtd_dev_t object
Definition: mtd_spi_nor.h:124
const mtd_spi_nor_params_t * params
SPI NOR params.
Definition: mtd_spi_nor.h:125
uint8_t sec_addr_shift
number of right shifts to get the address to the start of the sector
Definition: mtd_spi_nor.h:151
uint32_t sec_addr_mask
bitmask to corresponding to the sector address
Definition: mtd_spi_nor.h:139
uint8_t page_addr_shift
number of right shifts to get the address to the start of the page
Definition: mtd_spi_nor.h:145
uint8_t addr_width
number of address bytes
Definition: mtd_spi_nor.h:157